

Fig 1




Fig 2




Fig 3




Fig 4




Fig 5




Fig 6




Fig 7




Fig 8




Fig 9




Fig 10




Fig 11




Fig 12




Fig. 13




Fig 14

OCR bit position	VDD voltage window
0-7	reserved
8	2.0-2.1
9	2.1-2.2
10	2.2-2.3
11	2.3-2.4
12	2.4-2.5
13	2.5-2.6
14	2.6-2.7
15	2.7-2.8
16	2.8-2.9
17	2.9-3.0
18	3.0-3.1
19	3.1-3.2
20	3.2-3.3
21	3.3-3.4
22	3.4-3.5
23	3.5-3.6
24-30	reserved
31	card power up status bit (busy) ¹

1) This bit is set to LOW if the card has not finished the power up routine

Fig 15

Name	Field	Width	CID-slice
Manufacturer ID	MID	24	[127:104]
Card Individual number	CIN	96	[103:8]
CRC7 checksum	CRC	7	[7:1]
not used, always '1'	-	1	[0:0]

Fig 16

Name	Field	Width	Cell Type	CSD-slice
CSD structure	CSD_STRUCTURE	2	R	[127:126]
MMC protocol version	MMC_PROT	4	R	[125:122]
reserved		2	R	[121:120]
data read access-time-1	TAAC	8	R	[119:112]
data read access-time-2 in CLK cycles (NSAC*100)	NSAC	8	R	[111:104]
max. data transfer rate	TRAN_SPEED	8	R	[103:96]
card command classes	CCC	12	R	[95:84]
max. read data block length	READ_BL_LEN	4	R	[83:80]
partial blocks for read allowed	READ_BL_PARTIAL	1	R	[79:79]
write block misalignment	WRITE_BLK_MISALIGN	1	R	[78:78]
read block misalignment	READ_BLK_MISALIGN	1	R	[77:77]
DSR Implemented	DSR_IMP	1	R	[76:76]
external Vpp	VPROG	2	R	[75:74]
device size mantissa	C_SIZE_MANT	8	R	[73:66]
device size exponent	C_SIZE_EXP	4	R	[65:62]
max. read current @V _{DD} min	VDD_R_CURR_MIN	3	R	[61:59]
max. read current @V _{DD} max	VDD_R_CURR_MAX	3	R	[58:56]

Name	Field	Width	Cell Type	CSD-slice
max. write current @V _{DD} min	VDD_W_CURR_MIN	3	R	[55:53]
max. write current @V _{DD} max	VDD_W_CURR_MAX	3	R	[52:50]
max. V _{pp} current	VPP_CURR	3	R	[49:47]
erase sector size	SECTOR_SIZE	5	R	[46:42]
erase group size	ERASE_GRP_SIZE	5	R	[41:37]
write protect group size	WP_GRP_SIZE	5	R	[36:32]
write protect group enable	WP_GRP_ENABLE	1	R	[31:31]
manufacturer default ECC	DEFAULT_ECC	2	R	[30:29]
stream write speed factor	R2W_FACTOR	3	R	[28:26]
max. write data block length	WRITE_BL_LEN	4	R	[25:22]
partial blocks for write allowed	WRITE_BL_PARTIAL	1	R	[21:21]
reserved		5	R	[20:16]
reserved		3	RW	[15:13]
copy flag (OTP)	COPY	1	RW	[12:12]
permanent write protection	PERM_WRITE_PROTECT	1	RW	[11:11]
temporary write protection	TMP_WRITE_PROTECT	1	RW/E	[10:10]
ECC code	ECC	2	RW/E	[9:8]
CRC	CRC	7	RW/E	[7:1]
not used, always '1'	-	1	-	[0:0]

Fig 17

J1017 U.S. PTO
09/829146



CSD_STRUCTURE	CSD structure version	Valid for MMC protocol version
0	CSD version No. 1.0	MMC protocol version 1.0-1.2
1	CSD version No. 1.1	MMC protocol version 1.4
2-3	reserved	

Fig 18

MMC_PROT	MMC protocol version
0	MMC protocol version 1.0-1-2
1	MMC protocol version 1.3
2-15	reserved

Fig 19

TAAC bit position	code
2:0	time exponent 0=1ns, 1=10ns, 2=100ns, 3=1μs, 4=10μs, 5=100μs, 6=1ms, 7=10ms
6:3	time mantissa 0=reserved, 1=1.0, 2=1.2, 3=1.3, 4=1.5, 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5, B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
7	reserved

Fig 20

TRAN_SPEED bit	code
2:0	transfer rate exponent 0=100kbit/s, 1=1Mbit/s, 2=10Mbit/s, 3=100Mbit/s, 4... 7=reserved
6:3	time mantissa 0=reserved, 1=1.0, 2=1.2, 3=1.3, 4=1.5, 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5, B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
7	reserved

Fig 21

CCC bit	Supported card command class
0	class 0
1	class 1
.....	
11	class 11

Fig 22

BL_LEN	Block length	Remark
0	$2^0 = 1$ Byte	
1	$2^1 = 2$ Bytes	
...		
11	$2^{11} = 2048$ Bytes	
12-14	reserved	
15	any	can be set by the host in 1 Byte steps between 1 Byte and (theoretically) the total device size

Fig 23

DSR_IMP	DSR type
0	no DSR Implemented
1	DSR Implemented

Fig 24

VDD_R_CURR_MIN VDD_W_CURR_MIN	code for current consumption @ V_{DD}
2:0	0=0.5mA; 1=1mA; 2=5mA; 3=10mA; 4=25mA; 5=35mA; 6=60mA; 7=100mA

VDD_R_CURR_MAX VDD_W_CURR_MAX	code for current consumption @ V_{DD}
2:0	0=1mA; 1=5mA; 2=10mA; 3=25mA; 4=35mA; 5=45mA; 6=80mA; 7=200mA

Fig 25

R2W_FACTOR	Multiples of read access time
0	1
1	2 (write half as fast as read)
2	4
3	8
4	16
5	32
6,7	reserved

Fig 26

ECC	ECC type	Maximum number of correctable blts per block
0	none (default)	none
1	BCH (542,512)	3
2-3	reserved	-

Fig 27

CSD Field	Command classes									
	0	1	2	3	4	5	6	7	8	9
CSD_STRUCTURE	+	+	+	+	+	+	+	+	+	+
MMC_PROT	+	+	+	+	+	+	+	+	+	+
TAAC		+	+	+	+	+	+	+	+	
NSAC		+	+	+	+	+	+	+	+	
TRAN_SPEED		+	+	+	+					
CCC	+	+	+	+	+	+	+	+	+	+
READ_BL_LEN			+							
READ_BL_PARTIAL			+							
WRITE_BLK_MISALIGN					+					
READ_BLK_MISALIGN			+							
DSR_IMP	+	+	+	+	+	+	+	+	+	+
VPROG				+	+	+	+	+	+	
C_SIZE_MANT		+	+	+	+	+	+	+	+	
C_SIZE_EXP		+	+	+	+	+	+	+	+	
VDD_R_CURR_MIN		+	+							
VDD_R_CURR_MAX		+	+							
VDD_W_CURR_MIN				+	+	+	+	+	+	
VDD_W_CURR_MAX				+	+	+	+	+	+	
VPP_CURR				+	+	+	+	+	+	
SECTOR_SIZE						+	+	+	+	
ERASE_GRP_SIZE						+	+	+	+	
WP_GRP_SIZE							+	+	+	
WP_GRP_ENABLE							+	+	+	
DEFAULT_ECC		+	+	+	+	+	+	+	+	
R2W_FACTOR				+	+	+	+	+	+	
WRITE_BL_LEN				+	+	+	+	+	+	
WRITE_BL_PARTIAL				+	+	+	+	+	+	
COPY	+	+	+	+	+	+	+	+	+	
PERM_WRITE_PROTECT	+	+	+	+	+	+	+	+	+	+
TMP_WRITE_PROTECT	+	+	+	+	+	+	+	+	+	+
ECC		+	+	+	+	+	+	+	+	
CRC	+	+	+	+	+	+	+	+	+	+

Fig 28




Fig 29




Fig 30




Fig 31




Fig 32





Fig 33



1) The card CRC status response was interrupted by the host.

Fig 34




Fig 35

Card Command Class (CCC)	class description	Supported commands																		
		0	1	2	3	4	7	9	10	11	12	13	15	16	17	18	20			
class 0	basic	+	+	+	+	+	+	+	+		+	+	+							
class 1	stream read									+										
class 2	block read													+	+	+				
class 3	stream write																+			
class 4	block write													+						
class 5	erase																			
class 6	write write-protection																			
class 7	read write-protection																			
class 8	erase write-protection																			
class 9	I/O mode																			
class 10-11	reserved																			

Card Command Class (CCC)	class description	Supported commands																			
		24	25	26	27	28	29	30	32	33	34	35	36	37	38	39	40				
class 0	basic																				
class 1	stream read																				
class 2	block read																				
class 3	stream write																				
class 4	block write	+	+	+	+																
class 5	erase									+	+	+	+	+	+	+					
class 6	write write-protection					+		+													
class 7	read write-protection							+													
class 8	erase write-protection					+	+	+													

Card Command Class (CCC)	class description	Supported commands																			
		24	25	26	27	28	29	30	32	33	34	35	36	37	38	39	40				
class 9	I/O mode															+	+				
class 10-11	reserved																				

Fig 37

CMD INDEX	type	argument	resp	abbreviation	command description
CMD0	bc	[31:0] stuff bits	-	GO_IDLE_STATE	resets all cards to idle state
CMD1	bcr	[31:0] OCR without busy	R3	SEND_OP_COND	asks all cards in idle state to send their operation conditions register contents in the response on the CMD line.
CMD2	bcr	[31:0] stuff bits	R2	ALL_SEND_CID	asks all cards to send their CID numbers on the CMD line
CMD3	ac	[31:16] RCA [15:0] stuff bits	R1	SET_RELATIVE_ADDR	assigns relative address to the card
CMD4	bc	[31:16] DSR [15:0] stuff bits	-	SET_DSR	programs the DSR of all cards
CMD5	reserved				
CMD6	reserved				
CMD7	ac	[31:16] RCA [15:0] stuff bits	R1 (only from the selected card)	SELECT/DESELECT_CARD	command toggles a card between the stand-by and transfer states or between the programming and disconnect states. In both cases the card is selected by its own relative address and gets deselected by any other address; address 0 deselects all.
CMD8	reserved				
CMD9	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CSD	addressed card sends its card-specific data (CSD) on the CMD line.
CMD10	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CID	addressed card sends its card identification (CID) on the CMD line.
CMD11	adtc	[31:0] data address ¹	R1	READ_DAT_UNTIL_STOP	reads data stream from the card, starting at the given address, until a STOP_TRANSMISSION follows.
CMD12	ac	[31:0] stuff bits	R1	STOP_TRANSMISSION	forces the card to stop transmission

Fig 38

CMD INDEX	type	argument	resp	abbreviation	command description
CMD13	ac	[31:16] RCA [15:0] stuff bits	R1	SEND_STATUS	addressed card sends its status register.
CMD14	reserved				
CMD15	ac	[31:16] RCA [15:0] stuff bits	-	GO_INACTIVE_STATE	sets the card to inactive state in order to protect the card stack against communication breakdowns.

Fig 38 (cont)

CMD INDEX	type	argument	resp	abbreviation	command description
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	sets the block length (in bytes) for all following block commands (read and write). Default block length is specified in the CSD.
CMD17	adtc	[31:0] data address	R1	READ_SINGLE_BLOCK	reads a block of the size selected by the SET_BLOCKLEN command. ¹
CMD18	adtc	[31:0] data address	R1	READ_MULTIPLE_BLOCK	continuously transfers data blocks from card to host until interrupted by a stop command.
CMD19	reserved				

Fig 39

CMD INDEX	type	argument	resp	abbreviation	command description
CMD20	adtc	[31:0] data address	R1b	WRITE_DAT_UNTIL_STOP	writes data stream from the host, starting at the given address, until a STOP_TRANSMISSION follows.
CMD21	reserved				
CMD23	reserved				

Fig 40

CMD INDEX	type	argument	resp	abbreviation	command description
CMD24	adtc	[31:0] data address	R1b	WRITE_BLOCK	writes a block of the size selected by the SET_BLOCKLEN command. ¹
CMD25	adtc	[31:0] data address	R1b	WRITE_MULTIPLE_BLOCK	continuously writes blocks of data until a STOP_TRANSMISSION follows.

Fig 41

CMD INDEX	type	argument	resp	abbreviation	command description
CMD26	adtc	[31:0] stuff bits	R1b	PROGRAM_CID	programming of the card identification register. This command shall be issued only once per MMC card. The card contains hardware to prevent this operation after the first programming. Normally this command is reserved for the manufacturer.
CMD27	adtc	[31:0] stuff bits	R1b	PROGRAM_CSD	programming of the programmable bits of the CSD.

Fig 41 (cont.)

CMD INDEX	type	argument	resp	abbreviation	command description
CMD28	ac	[31:0] data address	R1b	SET_WRITE_PROT	If the card has write protection features, this command sets the write protection bit of the addressed group. The properties of write protection are coded in the card specific data (WP_GRP_SIZE).
CMD29	ac	[31:0] data address	R1b	CLR_WRITE_PROT	If the card provides write protection features, this command clears the write protection bit of the addressed group.
CMD30	adtc	[31:0] write protect data address	R1	SEND_WRITE_PROT	If the card provides write protection features, this command asks the card to send the status of the write protection bits. ¹
CMD31	reserved				

Fig 42

CMD INDEX	type	argument	resp	abbreviation	command description
CMD32	ac	[31:0] data address	R1	TAG_SECTOR_START	sets the address of the first sector of the erase group.
CMD33	ac	[31:0] data address	R1	TAG_SECTOR_END	sets the address of the last sector in a continuous range within the selected erase group, or the address of a single sector to be selected for erase.

Fig 43

CMD INDEX	type	argument	resp	abbreviation	command description
CMD34	ac	[31:0] data address	R1	UNTAG_SECTOR	removes one previously selected sector from the erase selection.
CMD35	ac	[31:0] data address	R1	TAG_ERASE_GROUP_START	sets the address of the first erase group within a range to be selected for erase
CMD36	ac	[31:0] data address	R1	TAG_ERASE_GROUP_END	sets the address of the last erase group within a continuous range to be selected for erase
CMD37	ac	[31:0] data address	R1	UNTAG_ERASE_GROUP	removes one previously selected erase group from the erase selection
CMD38	ac	[31:0] stuff bits	R1b	ERASE	erases all previously selected sectors

Fig 43 (cont)

CMD INDEX	type	argument	resp	abbreviation	command description
CMD39	ac	[31:16] RCA [15:8] register address [7:0] register data	R4	FAST_IO	used to write and read 8 bit (register) data fields. The command addresses a card and a register and provides the data. The R4 response contains data read from the addressed register. This command accesses application dependent registers which are not defined in the MMC standard.
CMD40	bcr	[31:0] stuff bits	R5	GO_IRQ_STATE	Sets the system into Interrupt mode
CMD41	reserved				
CMD59					
CMD60-63	reserved for manufacturer				

Fig 44

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width (bits)	1	1	6	32	7	1
Value	'0'	'0'	x	x	x	'1'
Description	start bit	transmission bit	command index	card status	CRC7	end bit

Fig 45

Bit position	135	134	[133:128]	[127:1]	0
Width (bits)	1	1	6	127	1
Value	'0'	'0'	'111111'	x	'1'
Description	start bit	transmission bit	reserved	CID or CSD register Incl. Internal CRC7	end bit

Fig 46

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width (bits)	1	1	6	32	7	1
Value	'0'	'0'	'111111'	x	'1111111'	'1'
Description	start bit	transmission bit	reserved	OCR register	reserved	end bit

Fig 47

Bit position	47	46	[45:40]	[39:8] Argument field			[7:1]	0
Width (bits)	1	1	6	16	8	8	7	1
Value	'0'	'0'	'100111'	x	x	x	x	'1'
Description	start bit	trans- mission bit	CMD39	RCA [31:16]	register addr. [15:8]	read register contents [7:0]	CRC7	end bit

Fig 48

Bit position	47	46	[45:40]	[39:8] Argument field		[7:1]	0
Width (bits)	1	1	6	16	16	7	1
Value	'0'	'0'	'101000'	x	x	x	'1'
Description	start bit	trans- mission bit	CMD40	RCA [31:16] of winning card or of the host	[15:0] Not defined. May be used for IRQ data	CRC7	end bit

Fig 49

Bits	Identifier	Type	Value	Description	Clear Condition
31	OUT_OF_RANGE	E R	'0'= no error '1'= error	The command's argument was out of the allowed range for this card.	C
30	ADDRESS_ERROR	E R X	'0'= no error '1'= error	A misaligned address which did not match the block length was used in the command.	C
29	BLOCK_LEN_ERROR	E R	'0'= no error '1'= error	The transferred block length is not allowed for this card, or the number of transferred bytes does not match the block length.	C
28	ERASE_SEQ_ERROR	E R	'0'= no error '1'= error	An error in the sequence of erase commands occurred.	C
27	ERASE_PARAM	E X	'0'= no error '1'= error	An invalid selection of sectors or groups for erase occurred.	C
26	WP_VIOLATION	E R X	'0'= not protected '1'= protected	Attempt to program a write protected block.	C
25 24	reserved				
23	COM_CRC_ERROR	E R	'0'= no error '1'= error	The CRC check of the previous command failed.	B
22	ILLEGAL_COMMAND	E R	'0'= no error '1'= error	Command not legal for the card state	B
21	CARD_ECC_FAILED	E X	'0'= success '1'= failure	Card internal ECC was applied but failed to correct the data.	C
20	CC_ERROR	E R X	'0'= no error '1'= error	Internal card controller error	C
19	ERROR	E R X	'0'= no error '1'= error	A general or an unknown error occurred during the operation.	C
18	UNDERRUN	E X	'0'= no error '1'= error	The card could not sustain data transfer in stream read mode	C
17	OVERRUN	E X	'0'= no error '1'= error	The card could not sustain data programming in stream write mode	C
16	CID/ CSD_OVERWRITE	E R	'0'= no error '1'= error	can be either one of the following errors: <ul style="list-style-type: none"> - The CID register has been already written and can not be overwritten - The read only section of the CSD does not match the card content. - An attempt to reverse the copy (set as original) or permanent WP (unprotected) bits was made. 	C

Fig 50

Bits	Identifier	Type	Value	Description	Cle: Con Itio.
15	WP_ERASE_SKIP	S X	'0'= not protected '1'= protected	Only partial address space was erased due to existing write pro- tected blocks.	C
14	CARD_ECC_DISABLE D	S X	'0'= enabled '1'= disabled	The command has been executed without using the internal ECC.	A
13	ERASE_RESET	S R	'0'= cleared '1'= set	An erase sequence was cleared before executing because an out of erase sequence command was received	C
12:9	CURRENT_STATE	S X	0 = idle 1 = ready 2 = Ident 3 = stby 4 = tran 5 = data 6 = rcv 7 = prg 8 = dis 9-15 = reserved	State of the card. The four bits are interpreted as a binary coded number between 0 and 15.	B
8	READY_FOR_DATA	S X	'0'= not ready '1'= ready	corresponds to buffer empty sig- nalling on the bus	A
7:0	reserved				

Fig 50 (cont)

S	Start bit (= '0')
T	Transmitter bit (Host = '1', Card = '0')
P	One-cycle pull-up (= '1')
E	End bit (=1)
Z	high impedance state (-> = '1')
D	Data bits
*	repetition
CRC	Cyclic redundancy check bits (7 bits)
	Card active
	Host active

Fig 51

CMD




Fig 52

CMD



Fig 53




Fig 54




Fig 55




Fig 56











Fig 57










Fig 6b




Fig 67




Fig 68. a




Fig 68b




Fig 69




Fig 70




Fig 71